Contract Specification of Pipelined Designs: Application to Testbench Automation
نویسنده
چکیده
In this paper we introduce a novel approach to formal specification of pipelined designs. The approach is based on contract specifications of pipe stages extended by a mechanism of temporal binding. Contract specifications describe the pipeline behavior in the form of preconditions and postconditions of pipe stages, while temporal binding combines specifications of separated stages into a co-operative specification. Such specifications are suitable for automatic generation of test oracles which check design correctness. The approach was integrated into the CTESK test development tool from the UniTESK toolkit. The methodology was successfully applied to several modules of the industrial microprocessor.
منابع مشابه
An Optimized Flow for Designing High-Speed, Large-Scale CMOS ASIC SoCs
This paper describes our state-of-the-art design flow used for specification, implementation and verification of a 10 million gates ASIC Systemon-Chip (SoC) for a Sonet/SDH application. We present our tools and methodologies currently used and/or being developed for a multisite ASIC design project from the first specification up to the gate level netlist: our multi-site data management environm...
متن کاملContract Specification of Hardware Designs at Different Abstraction Levels: Application to Functional Verification
The paper touches upon the issues of functional specification and verification of digital hardware at different abstraction levels. It shows how behavioral models of various degrees of abstraction can be represented by means of the contract paradigm and how contract specifications can be applied to generate test sequences in an automated way. The testing technique under consideration is based o...
متن کاملUsing a VHDL Testbench for Transistor-Level Simulation and Energy Calculation
This paper describes a procedure to simulate a transistor-level design using a VHDL testbench. Specifically, the VHDL testbench reads the transistorlevel design’s outputs and supplies the inputs accordingly. This setup also allows the testbench to check for functional correctness. This type of transistor-level simulation is absolutely necessary for asynchronous circuits because the inputs chang...
متن کاملMaking it Easy to Deploy the UVM
The Universal Verification Methodology (UVM) is becoming the dominant approach for the verification of large digital designs. However, new users often express concern about the effort required to generate a complete and useful UVM testbench. But the practical experience collected in numerous OVM and UVM projects during the last few years shows a different view. The UVM is a very suitable method...
متن کاملSystematic Testbench Specification for Constrained Randomized Test and Functional Coverage
Functional Verification is well-accepted for Electronic System Level (ESL) based designs and is supported by a variety of standardized Hardware Verification Languages like PSL, e, and SystemVerilog. In this article, we present the classification tree method for functional verification (CTM/FV) as a novel method to close the gap from the verification plan to the specification of randomized tests...
متن کامل